

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 June 2002 (27.06.2002)

(10) International Publication Number
WO 02/50700 A2

PCT

(51) International Patent Classification: **G06F 15/78**

Peter, John [GB/GB]; 14 Sydney Gardens, Bath BA2 6BZ (GB).

(21) International Application Number: **PCT/GB01/04685**

(74) Agent: O'CONNELL, David, Christopher; Haseline Lake & Co., Imperial House, 15-19 Kingsway, London WC2B 6UD (GB).

(22) International Filing Date: 19 October 2001 (19.10.2001)

(25) Filing Language: English

(71) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BY, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PE, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(26) Publication Language: English

(30) Priority Date:
0030954.8 19 December 2000 (19.12.2000) GB

(71) Applicant (for all designated States except US): PIC-OCHIP DESIGNS LIMITED [GB/GB]; 14 Sydney Gardens, Bath BA2 6BZ (GB).


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,

(72) Inventor: and

(75) Inventor/Applicant (for US only): CLAYDON, Anthony,

[Continued on next page]

(54) Title: PROCESSOR ARCHITECTURE



(57) Abstract: There is described a processor architecture having a plurality of processing elements, each element having at least one input port and at least one output port, each port having at least a data bus and a valid data signal line; and a bus structure which contains a plurality of switches which are arranged so as to allow an output port of any first processing element to be connected to the input port of any second processing element for a time interval, in which each processing element is enabled to set a value on the valid data signal line of its output port to a first logic state when the associated data bus contains a transfer value, and to a second logic state when the data bus does not contain a transfer value, and in which each processing element is further enabled to enter a waiting state for a predetermined time interval when the value on the valid data signal line of the associated input port is in the second logic state. This reduces the power consumption of the device.

WO 02/50700 A2

BEST AVAILABLE COPY



IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, B, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NI, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Note on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

-- *without international search report and to be republished upon receipt of that report*

-1-

PROCESSOR ARCHITECTURE

5 This invention relates to a processor architecture, and in particular to an architecture which can be used in a wide range of devices, such as communications devices operating under different standards.

10 In the field of digital communications, there has been a trend to move as many functions as possible from the analogue domain into the digital domain. This has been driven by the benefits of increased reliability, ease of manufacture and better performance achievable from digital circuits, as well as the ever decreasing
15 cost of CMOS integrated circuits. Today, the Analogue-Digital and Digital-Analogue Converters (ADC's and DAC's) have been pushed almost as near to the antenna as possible, with digital processing now accounting for parts of the Intermediate Frequency (IF) processing as
20 well as baseband processing.

At the same time, there has been a vast improvement in the capability of microprocessors, and much of the processing for many narrowband
25 communications systems is now performed in software, an example being the prevalence of software modems in PC's and consumer electronics equipment, partly because a general purpose processor with sufficient processing power is already present in the system. In the field of wireless communications there is extensive research in
30 the field of software radio the physical layers of broadband communications systems require vast amounts of processing power, and the ability to implement a true software radio for third generation (3G) mobile communications, for example, is beyond the capability
35 of today's DSP processors, even when they are dedicated to the task.

-2-

Despite this, there has never been a time when there has been more need for software radio. When second generation (2G) mobile phones were introduced, their operation was limited to a particular country or region. Also, the major market was business users and a premium could be commanded for handsets. Today, despite diverse 2G standards in the USA and different frequency bands, regional and international roaming is available and handset manufacturers are selling dual and triple band phones which are manufactured in their tens of millions. After years of attempts to make an international standard for 3G mobile the situation has now arisen where there are three different air interfaces, with the one due to replace GSM (UMTS) having both Frequency and Time Division Duplex (FDD and TDD) options. Additionally, particularly in the USA, 3G systems must be capable of supporting a number of legacy 2G systems.

Although a number of DSP processors are currently being developed that may be able to address the computational requirements of a 3G air interface, none of these show promise of being able to meet the requirements of a handset without the use of a number of hardware peripherals. The reasons for this are power and cost and size. All three are interrelated and controlled by the following factors:

1. The need for memory. Classical processor architectures require memory to store both the program and data which is being processed. Even in parallel Very Long Instruction Word (VLIW) or Single Instruction Multiple Data (SIMD) architectures, the entire processor is devoted to one task at a time (eg: a filter, FFT or Viterbi decoding), with memory required to hold intermediate results between the tasks. In addition, fast local instruction and data caches are required. Altogether, this increases the size and cost

-3-

of the solution, as well as dissipating power. In hard-wired architectures, data is usually transferred directly from one functional block to another, with each block performing DSP functions on the data as it passes through, thus minimising the amount of memory required.

2. Data bandwidth. In hard-wired solutions, all data is held locally, if necessary in small local RAM's within functional blocks. Some transceivers may contains several dozen small RAM's, and although the data bandwidth required by each RAM may be relatively small, the overall data bandwidth can be vast. When the same functions are implemented in software running on a processor, the same global memories are used for all data and the required data bandwidth is enormous. Solutions to this problem usually involve the introduction of local memories in a multi-processor array, but the duplication of data on different processors and the task of transferring data between processors via Direct Memory Access (DMA) mean that the power dissipation is, if anything, increased, as is silicon area and consequently cost.

3. The need for raw processing power. In today's DSP processors, improvements in processing throughput are achieved by a combination of smaller manufacturing process geometries, pipelining and the addition of more execution units (e.g. arithmetic logic units and multiplier-accumulators). Improvements in manufacturing processes are open to all solutions, and so are not a particular advantage for conventional DSP processors. The other two methods both come with considerable overheads in increased area and power, not merely because of the extra hardware which provides the performance improvement, but because of the consequential increases in circuit complexity.

the processor architecture or the present

-4-

invention falls under the broad category of what are sometimes referred to as dataflow architectures, but with some key differences which address the needs of software. In fact, the invention provides a solution which is more akin to a hard-wired architecture than a DSP processor, with consequential size and power advantages. It consists of an array of processor and memory elements connected by switch matrices

According to the present invention, there is provided a processor architecture comprising

a plurality of processing elements, each element having at least one input port and at least one output port, each port having at least a data bus and a valid data signal line; and

a bus structure which contains a plurality of switches which are arranged so as to allow an output port of any first processing element to be connected to the input port of any second processing element for a time interval,

each processing element being enabled to set a value on the valid signal data signal line of its output port to a first logic state when the associated data bus contains a transfer value, and to a second logic state when the data bus does not contain a transfer value;

each processing element being further enabled to enter a waiting state for a predetermined time interval when the value on the valid signal data signal line of the associated input port is in the second logic state.

The waiting state is, for example, a low power sleep mode

This has the advantage that the power consumption of the device can be reduced when there is no data to be processed.

Preferably, the processing element is programmable in such a way as to set the predetermined time

-5-

internal

Preferably, the processing element is further enabled to load data from the data bus of its input port when the value of the valid signal data signal line of the associated input port is in the first logic state.

Preferably, the front port of each processing element is connected to the bus structure at a location in front of a location at which the corresponding output port is connected to the bus structure, in the direction of signal flow, such that, during a transfer time period, the second processing element may set a second transfer value on the bus structure.

This achieves a further power saving in that, when data is not being transferred across a section of the bus structure, it does not need to be charged and discharged unnecessarily.

Preferably, the processing elements include memory elements for storing received data, and/or processing elements, including Arithmetic Logic Units and Multiplier Accumulators.

Preferably, each processing element has:

a first input for receiving data from a first bus;

a first output for transferring data to the first bus;

a second input for receiving data from a second bus; and

a second output for transferring data to the second bus.

The architecture of the preferred embodiment allows flexible data routing between array elements using a switch matrix. This means that the device is able to run the many diverse algorithms required by a software radio dynamically, without having to reconfigure the array.

-5-

Reference will now be made, by way of example, to the accompanying drawings, in which:

Figure 1 is a schematic representation of a section of a processor, illustrating the architecture in accordance with the invention;

Figure 2 is an enlarged representation of a part of the architecture of Figure 1;

Figure 3 is an enlarged representation of another part of the architecture of Figure 1;

Figure 4 is an enlarged representation of another part of the architecture of Figure 1;

Figure 5 shows the distribution of elements in a typical array in accordance with the invention;

Figure 6 shows a first array element in the architecture of Figure 1;

Figure 7 shows a second array element in the architecture of Figure 1;

Figure 8 shows a first connection of the array element of Figure 7 in the array according to the invention;

Figure 9 shows a second connection of the array element of Figure 7 in the array according to the invention;

Figure 10 shows a third array element in the architecture of Figure 1;

Figure 11 shows a fourth array element in the architecture of Figure 1;

Figure 12 shows the format of data transferred between array elements;

Figure 13 is a timing diagram illustrating the flow of data between array elements.

Figure 1 shows a part of the structure of a processor architecture 10. The device is made up of an array of elements 20 which are connected by buses and switches.

-4-

The architecture includes first bus pairs 30, shown running horizontally in Figure 1, each pair including a respective first bus 32 carrying data from left to right in Figure 1 and a respective second bus 36 carrying data from right to left.

The architecture also includes second bus pairs 40, shown running vertically in Figure 1, each pair including a respective third bus 42 shown carrying data upwards in Figure 1 and a respective fourth bus 46 shown carrying data downwards in Figure 1.

In Figure 1, each diamond connection 50 represents a switch, which connects an array element 20 to a respective bus 32, 36. The array further includes a switch matrix 55 at each intersection of a first and second bus pair 30, 40.

The data buses are described herein as 64-bit buses, but for some application areas it is likely that 32-bit buses will suffice. Each array element can be designed to be any one of the following:

an execution array element, which contains an Arithmetic Logic Unit (ALU) or Multiplier Accumulator (MAC);

a memory array element, containing a RAM;

an interface array element, which connects the processor to an external device, or

a switch control array element, which controls the operation of at least one switch matrix 55.

Each of these will be described in more detail below.

Figure 2 is an enlarged view of a part of the architecture of Figure 1, showing six array elements, 20A-20F. Each array element is connected onto two 64-bit buses, 32, 36, which carry data in opposite directions. After every four array elements (as shown in Figure 1), the horizontal buses are connected to two vertical buses, 42, 46, one running up and the other

3-

down. The choice of bit width and vertical bus pitch is not fundamental to the architecture but these dimensions are presently preferred.

Each switch element 5 is a 2:1 multiplexer, controllable such that either of its two inputs can be made to appear on its output. Thus output data from an array element can be transferred onto a bus, and/or data already on the bus can be allowed to pass.

The switch matrix 50 includes four 4:1 multiplexers 501, 502, 503 and 504, each controllable such that any one of their inputs can appear at their output.

The inputs of multiplexer 501 are connected to input connections 32a, 36a and 42a on buses 32, 36, 42 respectively, and to ground. The output of multiplexer 501 is connected to bus 42.

The inputs of multiplexer 502 are connected to input connections 32a, 36a and 46a on buses 32, 36, 46 respectively, and to ground. The output of multiplexer 502 is connected to bus 32.

The inputs of multiplexer 503 are connected to input connections 32a, 36a, 42a and 46a on buses 32, 36, 42 and 46 respectively. The output of multiplexer 503 is connected to bus 36.

The inputs of multiplexer 504 are connected to input connections 32a, 36a, 42a and 46a on buses 32, 36, 42 and 46 respectively. The output of multiplexer 504 is connected to bus 32.

Thus, in the switch matrix 50, the input of any bus can be used as the source for data on the output of any bus, except that it is not possible to select the down bus (i.e. the one emanating from the top of the diagram in Figure 2, namely the fourth bus 40) as the source nor the up bus (that is, the third bus 42); and, similarly, it is not possible to select the up bus (the third bus 42) as the source of the down bus (the fourth

-9-

bus 40).

These exceptions represent structures which are not useful in practice. However, it is useful to have the left bus as a potential source for the right bus, and vice versa, for example when routing data from array element 20B to array element 20E.

As mentioned above, one of the inputs of each of the multiplexers 501, 502 is connected to ground. That is, each of the 64 bus lines is connected to the value 0. This is used as part of a power reduction method, which will be described further below.

Each of the multiplexers 501, 502, 503, 504 can be controlled by signals on two control lines. That is, a two-bit control signal can determine which of the four inputs to a multiplexer appears at its output.

Figure 3 is a view of the top-left hand corner of the array of Figure 1, showing the structure of a switch matrix 56 which is used when there is no input connection to a left-right bus 42, and of a switch matrix 57 which is used when there is no input connection to a left-right bus 42 or to a bus 46 running down.

The switch matrix 56 includes three 4:1 multiplexers 505, 506, 507, while the switch matrix 57 includes three 4:1 multiplexers 508, 509, 510. Compared to a switch matrix in the middle of the array, the number of input buses to multiplexers 505, 508 and 509 is reduced by one because there is no input bus entering from the left. Similarly, there is no input bus entering from the top as an input to multiplexer 510, but in this case the input bus which has been released has been connected to 0. This is also the case for multiplexer 506, but in this case there is no input bus entering from the top of the switch matrix either, so this multiplexer has only two input buses.

Along the top edge of the array, no input buses

(10)

from the top or the left are available for multiplexer 506, which only has two inputs. Alternative arrangements will be apparent for the bottom-left, top-right and bottom-right corners of the array.

5 Figure 4 is a view of part of the top edge of the array of Figure 1, showing the structure of a switch matrix 58 which is used when there is no input connection to a bus 46 running down.

10 The switch matrix 58 includes two 4-to-1 multiplexers 511, 512. The number of available input buses to multiplexers 511 and 512 is reduced by two, but, in the case of multiplexer 511, one of the input buses has been replaced by the value zero. An equivalent structure for multiplexers on the bottom edge of the array is apparent.

15 Data transfer can be regarded as having three stages. Firstly, an array element puts the data on the appropriate output.

20 Secondly, multiplexers in the appropriate switch matrix or switch matrices are switched to make the necessary connections.

 Thirdly, the destination array element loads the data.

25 Each of these aspects is controlled by a separate array element. The first and third by the source and destination array elements respectively, and the second by special switch control array elements. These are embedded into the array at regular intervals and are connected by control lines to all the multiplexers in the switch matrices which they control. Each array element controls the multiplexers immediately adjacent to its outputs, with the control being performed separately on individual 16-bit fields. This allows several array elements to output data onto a bus at the same time provided they are outputting different fields of the bus. This is particularly useful for functions

35

such as Add-Compare-Shift (ACS) in the Viterbi Algorithm. Switching or interaction modes of horizontal and vertical buses is performed on the entire 64-bit bus and associated control signals.

5 Clearly, the three operations of course, switching and loading, although controlled independently need to be synchronised. This is achieved by restricting all data transfer operations to a series of predetermined cycles which are fixed at the time when the program is compiled and mapped onto the array. In a general purpose processor this restriction would be onerous, but it is actually helpful for many applications of the present invention.

As mentioned previously, there are a number of types of array element, but they all must conform to three basic rules:

Firstly, they must have input and output ports which connect to the left and right buses of the array.

Secondly, they must run a program which is synchronised to the transfer cycles on the buses to which they are connected. In practice, this usually means that each array element must run a program loop which accesses the buses in a regular pattern which has a duration in clock cycles which is a power of two (e.g. 4, 8, 16 or 32 clock cycles).

Thirdly, they must interpret information which appears on the buses during special control cycles, known as the array Control sequence.

A consequence of these rules is that, in the normal course of events, the entire program which an array element executes will be contained in local memory within the array element. In fact, more often than not, the program will contain just one loop. It is possible, of course, to have several sequential instructions, but this involves saving and reloading the instructions stored in the array element using the control cycle coding scheme of the array.

-12-

element has to read out each array element and actions automatically.

All array elements are bidirectional. That is to say, array elements can change instructions of their programs when data arrives.

There are two types of operation array elements: Multiplier Accumulator (MA) array elements and Arithmetic Logic Unit (ALU) array elements. These must be included in the array and other array elements in appropriate proportions for the target applications. In general, for many applications, memory and logic elements are proportional, and Figure 4 shows an example of an array containing 256 array elements in proportions optimised for a communications transceiver. Figure 4 does not show the horizontal buses in the array and the positions of pairs of vertical buses 40 are shown as single lines.

As well as MA and ALU array elements, Switch Control array elements. The example array of Figure 4 contains three interface array elements 80, 81 and 82. Array elements 80 and 81 are used for data input and output to the analogue portions of the transceiver and array element 82 is the interface to a microprocessor. Each of the four Switch Control array elements 83a to 83d controls the switch matrices in one quarter of the array. For example, Switch Control element 83a controls the switch matrices along the horizontal buses connected to the four groups of array elements 84.

Figure 5 shows the internal embodiment of a Switch Control array element. It is controlled by a controller 84 and RAM 85. Together with means of loading the RAM using the Array Control Protocol described below and supplying data from the RAM, Data is loaded into the RAM from either the left bus 32 or right bus 34 in the Switch Control array.

all

element is connected to multiplexers 91 and 64-bit register 93.

When the Switch Control array element is set into its normal operating mode by means of enable signal 98, the address of RAM 95 is first set to zero and the first 160-bit word is read out and loaded into register 96. On each subsequent clock cycle, the RAM address is incremented and a new 160-bit word is loaded into register 96 until the address reaches 27, at which point it is reset to zero again and the process is repeated. The outputs of register 96 are loaded directly to the select inputs of the multiplexers in the switch matrices 55 (Figures 1 and 5), so in this way all the switch matrices are controlled in a cyclical pattern lasting for 28 clock cycles. As previously noted, most areas of the array transfer data in cyclical patterns of duration less than 28 clock cycles, but these are accommodated by repeating them within the 28 cycle pattern.

ALU and MAC array elements have the same interfaces to the array, differing only in the type of execution unit and associated instructions. Figure 7 shows an ALU array element, which will be used to describe these interfaces to the array.

Referring to Figure 7, three 64-bit registers, each formed from four 16-bit sub-registers 121a-121d, 121e-121h and 121i-121l can be connected to either of left bus 12 or right bus 36 through multiplexers 120, thus allowing them to be loaded from either bus. In response to instructions taken from instruction store 122 and decoder 123, each will be loaded with any one 64-bit register set as required to the left or right bus during one clock cycle and any combination of sub-registers loaded from the bus. In this way, any one 64-bit register, say 121a and 121b of 16-bit register 121e-121h, can be loaded with data in bits

14

31:0 of left bus 22. Further instructions may cause data in the registers to be transferred to ATU 125 and stored back into the same or different registers 121, and still further instructions may enable the contents of these registers onto the left and right buses via multiplexer 120 and switch buses 123. In one preferred embodiment, during the next clock cycle a 32-bit register may be used to load data from an array bus, data from another may be enabled back onto an array bus and AND operation may be performed on the contents of registers, these tasks being accomplished by using separate fields in the instruction words.

Figure 8 shows the contents of a switch box 51 in Figure 7. PUSIN 130 and PUSOUT 131 are 32-bit segments of a left bus 26 and a right bus 30. Control signals EN[3:0] 120 and SEL[3:0] 121 are both generated by instruction decoder block 123 in Figure 7. Using these signals, any 32-bit field of PUSIN may be set to be equal to PUSOUT. The output bus of the switch element or zero.

Figure 9 illustrates how, because the EDMA1 signal (described below) associated with the data on the bus can be allowed to pass along the bus as set by the array element.

Figure 10 shows the preferred embodiment of a Memory array element. This has many of the same features of the CPU array element described above, but in addition has RAMs 140 connected to registers 140, 141 and 142 via multiplexers 143. 16-bit sub-registers R0 to R3 of 64-bit registers 143 are used for data input to the RAMs, 16-bit sub-registers 144 to R3 of 64-bit register 141 are used for the addresses input to the RAMs and 16-bit sub-registers 145 to R3 of 64-bit register 142 are used for the data input to the RAMs. Both address and data may be registered as input to A1 under the control of an instruction word or as input to the

-11-

case of the ALU array elements, the addresses of loading data from the 16 to 36 bit bus 32 and 36 is also performed in array 37, the same manner. The instructions stored in instruction store 140 and decoded in instruction decoder unit 145 have an additional field composed of the equivalent address of the ALU array element. This additional field is used to control the reading or data from the 16 to 36 and writing of data to array, these operations being performed in the same cycle as array access and ALU operations.

Referring to Figure 10, it can be seen that the addresses for the array may be calculated within the Memory array element using the address CPU and loaded into the sub-registers of the array element. Alternatively, addresses may be provided by the array buses from another array element and loaded directly into register 141.

In the example array of Figure 5, memory array elements hold all the data which is processed by the execution array element and there is no external global memory. However, it will be clear that if a given application requires a large amount of storage, access to external memory can be provided using appropriate interface array elements. Furthermore, instructions which direct the array element to read or write array elements can also not particularly read or write array elements but could also refer to the array with stores of the array elements. Instructions are loaded into the instruction stores of the array elements using the Array Control unit of the array element 140.

Figure 11 shows how an array element can be connected to the processor architecture as an example of the array element.

Figure 11 shows an array element which only need to connect to the processor architecture for the

1.1

purpose of configuration of the array is to select the ADC input bus or to select array modes and to control the times at which the array element transfers sampled data onto the array bus. The array element controller 142 can therefore be implemented as an instruction store and decoder which in E element and Memory array elements and hence makes it capable of being programmed to cause ADC 141 to sample a full analogue signal 144, and the sampled data is a register 143 and enable this data onto bus 142 or 146 at configurable points in a program.

Other known forms of integrated circuit are the Digital to Analogue Converter (DAC) array element, which reverses the operation of the ADC array element, and the shift register array element, the latter transfers data from the array to the bus of a general purpose host processor and from the bus processor to the array.

The basic elements of the array and the way according to the present invention they are used are described. However, much of the power of the architecture comes from the definition of the array and in particular how it has been programmed to support common computation-intensive DSP algorithms found in physical layer protocols. These details of implementation will now be provided, together with the means used to minimise power dissipation in the array and the architecture to be used in portable systems devices, such as handheld terminals.

A number of novel algorithms are disclosed with the basic data bus architecture, namely:

1. **ADDA (Accumulate and Add)** - This algorithm takes the data on the bus and adds a scalar information to the array element to produce a new value on the bus accordingly.

2. **MOVE (Bitwise OR)** - This algorithm ensures that there is valid data on the bus. This is achieved by using the

control of power dissipation.

Another objective of the disclosed device is to keep the size of array elements fixed, eliminating the need for complex routing schemes. The Array Control Protocol (ACP) is used for the following:

1. Finding out which elements are array elements when the array is loaded.

2. Searching, stopping and continuing array elements.

3. Collectively collecting data and processing data array elements during operation.

Each array element has a Unique Identifier (UID), which is used to address the array. The Array Control Words (ACW) are used to communicate information between array elements. When the ACW field of a section of a bus is high, it indicates that the data on the bus is an ACW. Figure 1 shows the structure of the Section ACW.

When an ACW is put on the section of the bus to which an array element is connected, the array element must examine the ACW. If it is found in low-power sleep mode, if the ACW field of the ACW matches the UID of the array element, which is equal to a designated broadcast address, the array element must interpret the FUNCTION field of the ACW and perform the required action. In one presently preferred embodiment of the invention, the following FUNCTION fields are defined:

Value	Function	Description
0	Reset	Causes the array element to halt operation and resume its internal state.

18-

5	1	Load	The DATA field contains a program word which must be placed in the first location in the program store of the array element.
	11	Load	The DATA field contains a program word which must be placed in the next location in the program store of the array element.
	100	Start	The array element must start executing program in program store.
	101	Stop	The array element must stop executing program in program store.
	110	Test	Place test word.
	111	Jump	Place data from next location in the program store of the bus.

10 An array may be generated by any array element, but the array will normally include one element which is defined as the master or pillar, and the master controller will generate all others. The major function of the Array Control is to place the program stores of the array elements and the data is loaded. Therefore, a host fabricated array element which loads the program supplied by a host processor is most likely to be the source of ACRs.

15 Unlike most processors, which are instruction driven, the processor of the present invention and its component array elements, are data driven. That is, instead of processing data as the result of fetching an instruction, array elements execute instructions as a result of receiving data.

20 Once a program has been loaded into an array element and it has been started using the SMART Array Control Word it will begin to execute its instruction sequence. After it reaches an instruction which requires

it to hold data when data is present on the bus (signified by the control signal SDVBL being low) it must stop and wait until data is available. During the time it is stopped it goes into a low power sleep mode. When an array element which contains the data is specified by a field in the load instruction which is stalled to check if the data has arrived.

For example, consider a decimator in a decimator using the architecture described herein, the decimator will consist of 101 units samples at a fixed rate which generally will be somewhat above the actual signal rate. The output of the decimator will contain an irregularity, and the samples of incoming data. This array has been used for an analogue VCO to synchronise the sampling clock to the data, but the resampled data will be irregular with respect to the processor system clock and data transfer sequences, creating a problem if data could have been expected. (In fact, the ADC sample clock need not be synchronised to the processor system clock at all, with synchronisation to the system clock being performed in the ADC interface array element). Using the data driven processor architecture of the present invention, where there is a "gap" in the incoming data, the array elements which are affected merely go to "sleep" until data is available.

It should be noted that because all data transfers are synchronised to sequences which are defined in the time the incoming is sampled and mapped to the processor, array elements will need for at least one of the sequences to which they are synchronised.

There is also a problem with this timing diagram, all references to the array elements (A and B) are assumed to be a single array element, and the

4. 1

transfer signals and are referred to as **LOADREF** and **LOADREQ**. In the diagram, the signal is defined on the fourth array by a unit delay element. The second (as shown in the table) is a global signal which they load being shown. The data values are the signals **LOADREF** and **LOADREQ**. Signals **BDVAL** and **BDVALB** are the **BDVAL** signals associated with the data loaded by array elements A and B. It is noted that, where no data is available for either array, that is the **BDVAL** signal is lost, the data is replaced in which there is no data for array element A and B sequentially in which there is no data for array element B, the respective array element is shown as a node until the data is available. And, the fact that no data is available for one of the array elements does not affect transfer operation. It is noted:

Clearly, if a program element does not receive any data, there will be a corresponding gap; if it does not compute data, a gap will be left in the array. However, the approximate gap is not at any particular point in the algorithm until the knowledge at the time the program is written, so the usefulness of this is which tend to occur naturally at points in an algorithm where data needs to be exchanged from outside where a block of data has to be accumulated before it is processed means that the entire array is not broken up gaps which occur at the front end of the program.

In some cases, there is another array element
does not receive data. All group of array elements
must be written. This means, if an array element
multiple data must be written, it must be copied from
a memory array element. Copying of the data does not
arrive. The memory array element must be prevented from
sending data. This is achieved by moving the data past
the memory array element. Copying the memory array
element to memory array element.

20.

instruction which causes the address 12 to select the bus on the input of the output register 121, which is located at the end of the output data of the BDVAL signal 122. If the output data is loaded takes place and the array element 123 for a number of clock cycles specified as given in the LCAI instruction field. During the time that the output element 123 is waiting, the only active element on the array element is the execution control element 124 which loads the wait period into a counter and counts down. When the count reaches zero, the execution control unit 124 examines the BDVAL signal and if it is not 1, it causes execution to proceed. In case of a 1, it is left off. Because the duration of the execution control unit 124 is very small compared to the rest of the array element, very little power is consumed while the array element is waiting.

As we have seen the LCAI instruction described above, all array elements which can be constructed for data transfer also have a LCAI instruction. This instruction causes the execution control unit 124 to examine the BDVAL signal on the right bus 121 and right bus 13 and wait for the specified number of clock cycles if selected BDVAL signal is 0. If not, the data is loaded.

Throughout the above descriptions, reference has been made to methods of reducing power consumption in the array. These methods are described in more detail.

In order to do this, we must consider array data transfer on the array. The array consists of bus lines and output signals are not necessary. The output, unless necessary. In order to select the state of all the lines bus lines, we need a switch. Switches are provided for each output to select the value of the output. The switch can be not being

2.2

used with the 101 address of the element 101 and 502 in Figures 1 and 2. The data is transferred to the edges and corners of the array as shown in Figures 3 and 4.

When data is transferred on the bus, often not all 64 bits are used. Therefore, a method is provided, as shown in Figure 5, whereby the data is sent with its leading data bits padded with zeros to 64 bits. If the bus used provided 64 bits, then the data bus would have been 64 bits. The data of the array, so the data values will be 64 bits.

Referring to Figure 6, it will be seen that if data is being transferred from array element 20E to array element 20F, data transfer is made and further messages are provided. The data is transferred along right bus 20 which is connected to array element 20E, part of array element 20F and to array element 20G and beyond, thus unnecessary the changing or discharging further segments of the bus. To prevent this from occurring, all array elements which are destinations for data can cause the signal for their output switch boxes 51 to be set so that data further along the bus is set to 0 (and hence remains at zero). This is achieved by setting signals 20N of the data bus (see 8) to 0 and signals 20M of the data bus to 1. A field is provided in the 20M instruction which is executed on an array element which selects whether data is allowed to propagate further along the bus or is stopped as just described. The following multiple array elements to load the data on different fields of the bus which are transferred during the same clock cycle.

There are other data transfer methods and architectures which can be used to transfer a recurrent structure. The data is transferred in terms of the data structure and the data is transferred.

710

CLAIM 1

1. A processor utilizing the computing:

a plurality of processing elements, each element having at least one input port and at least one output port, each port having associated therewith a valid data signal line; and

a bus structure which comprises a plurality of switches which are arranged so as to allow an output port of any first processing element to be connected to the input port of any second processing element for a time interval;

each processing element being enabled to set a value on the valid data signal line of the output port to a first logic state, to a second logic state, to a transfer value, and to a second logic state when the first bus structure contains a transfer value;

each processing element being further enabled to enter a waiting state for a predetermined time interval when the value on the valid data signal line of the associated input port is in the second logic state.

2. A processor as claimed in claim 1, wherein the processing element is programmable in such a way as to set the predetermined time interval.

3. A processor as claimed in claim 1, wherein the processing element is enabled, after entering the waiting state for a predetermined time interval, to resume the transfer of data on the valid data signal line.

4. A processor as claimed in claim 1, 2 or 3, where the processing element is further enabled to load data from an input port of the output port when the value on the valid data signal line of the associated input port is in the first logic state.

5. A processor as claimed in claim 1, 2 or 3, where the processing element is enabled to set the value on the input and output port of the processing element to a

1, 3.

wherein a first number of bits used wherein the transfer value is controlled is smaller than or equal to the first number.

5 10. A processor according to claim 9, wherein the second processing element is enabled to load any number of bits less than or equal to the first number of bits.

11. A processor according to claim 9, and in any preceding claim, wherein the first processing element is connected to the bus structure at a location in front of a location at which the corresponding output pins are located to the bus structure, in the direction of signal flow, so that, during a transfer time period, the second processing element may set a second transfer value on the bus structure.

12. A processor according to claim 10, wherein the second processing element is enabled to set a predetermined value on the bus structure.

13. A processor according to claim 11, in any preceding claim, wherein the processing elements include memory elements, for storing received data.

14. A processor according to claim 11, in any preceding claim, wherein the processing elements include memory elements, for storing received data.

15. A processor according to claim 11, in any preceding claim, wherein the processing elements include memory elements, for storing received data.

16. A processor according to claim 11, in any preceding claim, wherein the processing elements include memory elements, for storing received data.

17. A processor according to claim 11, in any preceding claim, wherein the processing elements include memory elements, for storing received data.

... first
 ...


... the
 ...


5


...
 ...

... the
 ...

111

















FIG. 4














ADDRESS	PORT	DATA
18 BITS	18 BITS	18 BITS

FIG. 2

TABLE 1									
TIME	0	1	2	3	4	5	6	7	8
1000									
1100									
1200									
1300									
1400									
1500									
1600									
1700									
1800									
1900									
2000									
2100									
2200									
2300									
2400									
2500									
2600									
2700									
2800									
2900									
3000									
3100									
3200									
3300									
3400									
3500									
3600									
3700									
3800									
3900									
4000									
4100									
4200									
4300									
4400									
4500									
4600									
4700									
4800									
4900									
5000									
5100									
5200									
5300									
5400									
5500									
5600									
5700									
5800									
5900									
6000									
6100									
6200									
6300									
6400									
6500									
6600									
6700									
6800									
6900									
7000									
7100									
7200									
7300									
7400									
7500									
7600									
7700									
7800									
7900									
8000									
8100									
8200									
8300									
8400									
8500									
8600									
8700									
8800									
8900									
9000									
9100									
9200									
9300									
9400									
9500									
9600									
9700									
9800									
9900									
10000									

FIG. 10

(19) World In different forms: 1. political
International: Europe

(43) International Publication No. 27 Jan 2002 (27.01.02)

10) Date received Application Number
VO 10050700 A3

- (51) International Patent Classification No.: C06F 1/00 (1/10)
(21) International Filing Date: 1992-06-01 (1992.06.01)
(22) International Publication No.: WO 93/00435
(25) Filing Language: English
(26) Publication Language: English
(30) Priority Data:
0030/1928 1992 December 1992 (1992.12.19)
(71) Applicant: *John D. Sigurdson, d/b/a, except as noted, OCHIP, Ltd., 1095 LINDHURST DRIVE, Garden City, New York 11530 (GB)*
(72) Inventor: *John D. Sigurdson*
(75) Inventor Agent: *John D. Sigurdson, 400 Park Ave. East, New York, New York 10017 (GB)*


From: CHAPMAN, David Christopher; Haseltine
 David Christopher; Haseltine
 5-19 Kingsway, London
 W2 7LH, U.K.

AG, AL, AM, AT, AU, BA, BE, BG, BI, BJ, BR, CA, CH, CN, CO, CR, CU, CY, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GR, GU, HK, HN, HR, HU, ID, IE, IL, IN, IS, IT, JP, KE, KG, KP, KR, KZ, LC, LI, LT, LU, LV, LY, MA, MC, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NE, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PK, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, SM, SN, SR, ST, SV, SY, TD, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

31. Designated for publication: ARIPO patent (GH, GM, GN, HT, KE, MG, MW, NI, SD, SL, SS, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, CA, CN, CZ, DE, DK, EE, FI, FR, GB, GR, HU, IL, IN, JP, KG, KZ, KR, KZ, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, NL, PT, SE), EAPI patent (BF, BJ, CF, CG, CI, CM, CO, CR, CU, EE, EG, GH, GM, GN, HT, KE, MG, MW, NI, SD, SL, SS, SZ, UG, ZW), ML, MR, NE, SN, TD, ZM).


[Continued on next page]

(54) Title: PROC-9501 ARCHITECTURE



(5) **Asynchronous**. There is described a processor architecture having a plurality of processing elements, each element having at least one input and one output port. For each input port, each port having a data bus and a valid data signal line; for each output port, each port having a data bus which contains a plurality of outputs, each output arranged so as to allow a signal to be sent to a first processing element and to be sent to the input port of any second processing element. In a time interval, in which a first processing element is enabled to set a value on the data bus and signal line of its output port to a first logic state when the associated data bus contains a first value, and to a second logic state when the data bus does not contain a first value, each processing element is enabled to enter a waiting state for a predetermined time interval when the value on the data bus and signal line of the associated input port is in a first logic state. This reduces the power consumption of the device.

WO 02/050700 A3



Published:

with internal information

For all other information, refer to the "Guidelines for Information Appearing at the Beginning of the Document" (1-17-11).

(88) Date of publication: 02/01/11

Form PC7/SA/210 (2-77)

[illegible]Form PCTAS/210 (contin.) 10-1-82 1992

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0973000	10-04-2000	DE 9608778 A1	01-03-1996
		EP 0973339 A2	03-01-2000
		DE 69424304 A1	03-06-2000
		DE 69424304 A2	00-11-2000
		EP 0728337 A1	23-08-1996
		DE 9505981 A1	01-06-1997

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record.**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER: _____**

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.